Microchip Technology /ATSAML11D15A /RTC /MODE2 /CTRLB

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CTRLB

15 1211 87 43 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (GP0EN)GP0EN 0 (DEBMAJ)DEBMAJ 0 (DEBASYNC)DEBASYNC 0 (RTCOUT)RTCOUT 0 (DMAEN)DMAEN 0 (DIV2)DEBF0 (DIV2)ACTF0 (SEPTO)SEPTO

ACTF=DIV2, DEBF=DIV2

Description

MODE2 Control B

Fields

GP0EN

General Purpose 0 Enable

DEBMAJ

Debouncer Majority Enable

DEBASYNC

Debouncer Asynchronous Enable

RTCOUT

RTC Output Enable

DMAEN

DMA Enable

DEBF

Debounce Frequency

0 (DIV2): CLK_RTC_DEB = CLK_RTC/2

1 (DIV4): CLK_RTC_DEB = CLK_RTC/4

2 (DIV8): CLK_RTC_DEB = CLK_RTC/8

3 (DIV16): CLK_RTC_DEB = CLK_RTC/16

4 (DIV32): CLK_RTC_DEB = CLK_RTC/32

5 (DIV64): CLK_RTC_DEB = CLK_RTC/64

6 (DIV128): CLK_RTC_DEB = CLK_RTC/128

7 (DIV256): CLK_RTC_DEB = CLK_RTC/256

ACTF

Active Layer Frequency

0 (DIV2): CLK_RTC_OUT = CLK_RTC/2

1 (DIV4): CLK_RTC_OUT = CLK_RTC/4

2 (DIV8): CLK_RTC_OUT = CLK_RTC/8

3 (DIV16): CLK_RTC_OUT = CLK_RTC/16

4 (DIV32): CLK_RTC_OUT = CLK_RTC/32

5 (DIV64): CLK_RTC_OUT = CLK_RTC/64

6 (DIV128): CLK_RTC_OUT = CLK_RTC/128

7 (DIV256): CLK_RTC_OUT = CLK_RTC/256

SEPTO

Separate Tamper Outputs

Links

()